Features

- Operating voltage : 2.4V~5.2V
- Built-in 256kHz RC oscillator
- External 32.768kHz crystal or 256kHz frequency source input
- Selection of 1/2 or 1/3 bias, and selection of 1/2 or 1/3 or 1/4 duty LCD applications
- Internal time base frequency sources
- Two selectable buzzer frequencies (2kHz/4kHz)
- Power down command reduces power consumption
- Built-in time base generator and WDT
- Time base or WDT overflow output

General Description

The UST1621 is a 56 pattern (14×4), memory mapping, and multi-function LCD driver. The S/W configuration feature of the UST1621 makes it suitable for multiple LCD applications including LCD modules and display subsystems.


- 8 kinds of time base/WDT clock sources
- 14 × 4 LCD driver

٠

- Built-in 32 × 4 bit display RAM
- 3-wire serial interface
- Internal LCD driving frequency source
- Software configuration feature
- Data mode and command mode
- instructions
- R/W address auto increment
- Three data accessing modes
- VLCD pin for adjusting LCD operating voltage

Only three or four lines are required for the interface between the host controller and the UST1621. The UST1621 contains a power down command to reduce power consumption.


Block Diagram



Notes: \overline{CS} : Chip selection

WR, RD, DATA: Serial interface COM0~COM3, SEG7~SEG31: LCD outputs IRQ: Time base or WDT overflow output

Pin Assignment



Pad Description

Pad No.	Pad Name	I/O	Function			
1	VDD	_	Positive power supply			
2~6	COM0~COM3	0	CD common outputs			
6~19	SEG7~SEG31	0	LCD segment outputs			
20	cs	I	Chip selection input with pull-high resistor When the \overline{CS} is logic high, the data and command read from or written to the UST1621 are disabled. The serial interface circuit is also reset. But if \overline{CS} is at logic low level and is input to the \overline{CS} pad, the data and command transmission between the host controller and the UST1621 are all enabled.			
21	WR	Ι	WRITE clock input with pull-high resistor Data on the DATA line are latched into the UST1621 on the rising edge of the WR signal.			
22	DATA	I/O	Serial data input/output with pull-high resistor			
23	VSS	_	Negative power supply, GND			
24	VLCD	Ι	LCD power input			

Absolute Maximum Ratings*

Supply Voltage0.3V~5.5V	Storage Temperature50°C~125°C
Input VoltageV _{SS} -0.3V~V _{DD} +0.3V	Operating Temperature25°C~75°C


*Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Symbol	Damamatan		Test Conditions	Min.	Тур.	Max.	Unit
	Parameter	VDD	Conditions	Min.			
V _{DD}	Operating Voltage	_	—	2.4	_	5.2	V
I	On anothing Commont	3V	No load/LCD ON	_	150	300	μΑ
I _{DD1}	Operating Current	5V	On-chip RC oscillator	_	300	600	μΑ
-	On anothing Commont	3V	No load/LCD ON	_	60	120	μΑ
I _{DD2}	Operating Current	5V	Crystal oscillator	—	120	240	μΑ
Inne	Operating Current	3V	No load/LCD ON	_	100	200	μΑ
I _{DD3}	Operating Current	5V	External clock source	_	200	400	μΑ
Icmp	Standby Cumont	3V	No load	_	0.1	5	μΑ
ISTB	Standby Current	5V	Power down mode	_	0.3	10	μΑ
N7	Input Low Voltage	3V	DATA, \overline{WR} , \overline{CS} , \overline{RD}	0	_	0.6	V
VIL		5V	DATA, WR, CS, RD	0	_	1.0	V
Mara	Input High Voltage	3V	DATA, \overline{WR} , \overline{CS} , \overline{RD}	2.4	_	3.0	V
VIH		5V	DATA, WR, CS, RD	4.0	_	5.0	V
I	DATA, BZ, BZ, IRQ	3V	Vol=0.3V	0.5	1.2		mA
I _{OL1}		5V	Vol=0.5V	1.3	2.6	_	mA
I	DATA, BZ, BZ	3V	V _{OH} =2.7V	-0.4	-0.8		mA
IOH1	DATA, DZ, DZ	5V	V _{OH} =4.5V	-0.9	-1.8	_	mA
Laura	LCD Common Sink	3V	Vol=0.3V	80	150		μΑ
I _{OL2}	Current	5V	V _{OL} =0.5V	150	250	_	μΑ
I _{OH2}	LCD Common Source	3V	V _{OH} =2.7V	-80	-120	_	μΑ
IOH2	Current	5V	V _{OH} =4.5V	-120	-200	_	μΑ
I	LCD Segment Sink	3V	Vol=0.3V	60	120	_	μΑ
I _{OL3}	Current	5V	V _{OL} =0.5V	120	200		μΑ
I _{OH3}	LCD Segment Source	3V	V _{OH} =2.7V	-40	-70		μΑ
10H3	Current	5V	V _{OH} =4.5V	-70	-100		μΑ
Por	Dull high Posiston	3V	DATA, WR, CS, RD	40	80	150	kΩ
R _{PH}	Pull-high Resistor	5V	DATA, WK, CO, KD	30	60	100	kΩ


Symbol	Deversator		Test Conditions	M#	T		T] \$4
	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
6		3V		_	256	_	kHz
f _{SYS1}	System Clock	5V	On-chip RC oscillator	_	256	_	kHz
£	Sustan Clash	3V	Crustel agaillaton	_	32.768	_	kHz
fsys2	System Clock	5V	Crystal oscillator		32.768	_	kHz
f _{SYS3}	System Clock	3V	External clock source		256	_	kHz
15423	System Clock	5V		_	256	_	kHz
		_	On-chip RC oscillator	—	fsys1/1024	—	Hz
flcd	LCD Clock		Crystal oscillator	—	fsys2/128	—	Hz
		_	External clock source	—	$f_{SYS3}/1024$	—	Hz
t _{COM}	LCD Common Period		n: Number of COM	—	n/f _{LCD}	—	s
fclk1	Serial Data Clock (WR pin)	3V	Duty cycle 50%	_		150	kHz
ICLKI	Serial Data Clock (Wit pill)	5V		—		300	kHz
fclk2	Serial Data Clock (RD pin)	3V	Duty cycle 50%	_		75	kHz
	Serial Data Clock (ItD pill)	5V		—	—	150	kHz
f TONE	Tone Frequency	_	On-chip RC oscillator	—	2.0 or 4.0	_	kHz
tcs	Serial Interface Reset Pulse Width (Figure 3)		CS	_	250	—	ns
		3V	Write mode	3.34	—		
tclk	WR, RD Input Pulse Width		Read mode	6.67	—	_	μs
ULK	(Figure 1)	5V	Write mode	1.67	67 — —		
		37	Read mode	3.34	—	_	μs
t _R , t _F	Rise/Fall Time Serial Data Clock Width (Figure 1)	3V 5V		_	120	_	ns
	Setup Time for DATA to \overline{WR} ,	3V					
t _{su}	$\frac{\text{Setup Third for DATA to WK}}{\text{RD} Clock Width} $ (Figure 2)	5V		_	120	-	ns
t _h	$\frac{\text{Hold Time for DATA to }\overline{\text{WR}},}{\overline{\text{RD}} \text{ Clock Width } (\text{Figure 2})}$	3V 5V		_	120	_	ns
t _{su1}	Setup Time for CS to WR, RD Clock Width (Figure 3)	3V 5V			100	_	ns
t _{h1}	Hold Time for CS to WR, RD Clock Width (Figure 3)	3V 5V			100		ns



Functional Description

Display memory – RAM

The static display memory (RAM) is organized into 32×4 bits and stores the displayed data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE, and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD pattern:



Time base and watchdog timer (WDT)

The time base generator is comprised by an 8-stage count-up ripple counter and is designed to generate an accurate time base. The watch dog timer (WDT), on the other hand, is composed of an 8-stage time base generator along with a 2-stage count-up counter, and is designed to break the host controller or other subsystems from abnormal states such as unknown or unwanted jump, execution errors, etc. The WDT time-out will result in the setting of an internal WDT time-out flag. The outputs of the time base generator and of the WDT time-out flag can be connected to the IRQ output by a command option. There are totally eight frequency sources available for the time base generator and the WDT clock. The frequency is calculated by the following equation.

Name	Command Code	Function
LCD OFF	100 00000010X	Turn off LCD outputs
LCD ON	100 0000011X	Turn on LCD outputs
BIAS & COM	100 0010abXcX	c=0: 1/2 bias option c=1: 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option

is connected to the \overline{IRQ} pin. The WDT can be cleared by executing the CLR WDT command, and the contents of the time base generator is cleared by executing the CLR WDT or the CLR TIMER command. The CLR WDT or the CLR TIMER command should be executed prior to the WDT EN or the TIMER EN command respectively. Before executing the IRQ EN command the CLR WDT or CLR TIMER command should be executed first. The CLR TIMER command has to be executed before switching from the WDT mode to the time base mode. Once the WDT time-out occurs, the IRQ pin will stay at a logic low level until the CLR WDT or the \overline{IRQ} DIS command is issued. After the IRQ output is disabled the IRQ pin will remain at the floating state. The IRQ output can be enabled or disabled by executing the \overline{IRQ} EN or the \overline{IRQ} DIS command, respectively. The IRQ EN makes the output of the time base generator or of the WDT time-out flag appear on the \overline{IRQ} pin. The configuration of the time base generator along with the WDT are as shown. In the case of on-chip RC oscillator or crystal oscillator, the power down mode can reduce power consumption since the oscillator can be turned on or off by the corresponding system commands. At the power down mode the time base/WDT loses all its functions.

On the other hand, if an external clock is selected as the source of system frequency the SYS DIS command turns out invalid and the power down mode fails to be carried out. That is, after the external clock source is selected, the UST1621 will continue working until system power fails or the external clock source is removed. After the system power on, the \overline{IRQ} will be disabled.

LCD driver

The UST1621 is a 56 (14×4) pattern LCD driver. It can be configured as 1/2 or 1/3 bias and 2 or 3 or 4 commons of LCD driver by the S/W configuration. This feature makes the UST1621 suitable for multiply LCD applications. The LCD driving clock is derived from the system clock. The value of the driving clock is always 256Hz even when it is at a 32.768kHz crystal oscillator frequency, an on-chip RC oscillator frequency, or an external frequency. The LCD corresponding commands are summarized in the table.

The bold form of 1 0 0, namely **1 0 0**, indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command, will be omitted. The LCD OFF command turns the LCD display off by disabling the LCD bias generator. The LCD ON command, on the other hand, turns the LCD display on by enabling the LCD bias generator. The BIAS and COM are the LCD panel related commands. Using the LCD related commands, the UST1621 can be compatible with most types of LCD panels.

Command format

The UST1621 can be configured by the S/W setting. There are two mode commands to configure the UST1621 resources and to transfer the LCD display data. The configuration mode of the UST1621 is called command mode, and its command mode ID is **1 0 0**. The command mode consists of a system configuration command, a system frequency selection command, a LCD configuration command, a tone frequency selection command, a timer/WDT setting command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations. The following are the data mode IDs and the command mode ID:

Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100

The mode command should be issued before the data or command is transferred. If successive commands have been issued, the command mode ID, namely **100**, can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the \overline{CS} pin should be set to "1" and the


previous operation mode will be reset also. Once the \overline{CS} pin returns to "0", a new operation mode ID should be issued first.

Interfacing

Only four lines are required to interface with the UST1621. The \overline{CS} line is used to initialize the serial interface circuit and to terminate the communication between the host controller and the UST1621. If the \overline{CS} pin is set to 1, the data and command issued between the host controller and the UST1621 are first disabled and then initialized. Before issuing a mode command or mode switching, a high level pulse is required to initialize the serial interface of the UST1621. The DATA line is the serial data input/output line. Data to be read or written or commands to be written have to be passed through the DATA line. The \overline{RD} line is the READ clock input. Data in the RAM are clocked out on the falling edge of the \overline{RD} signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller read in correct data during the interval between the rising edge and the next falling edge of the RD signal. The WR line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the UST1621 on the rising edge of the WR signal. There is an optional IRO line to be used as an interface between the host controller and the UST1621. The IRQ pin can be selected as a timer output or a WDT overflow flag output by the S/W setting. The host controller can perform the time base or the WDT function by being connected with the \overline{IRQ} pin of the UST1621.


Timing Diagrams READ mode (command code : 1 1 0) \overline{cs} WR 1 1 0 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 1 1 0 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 DATA Memory Address 1 (MA1) Data (MA1) Memory Address 2 (MA2) Data (MA2) **READ mode (successive address reading)** \overline{CS} WR 1 1 0 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 DATA Memory Address (MA) Data (MA) Data (MA+1) Data (MA+2) Data (MA+3) WRITE mode (command code : 1 0 1) CS $\overline{\mathsf{WR}}$ 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 X 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 DATA Memory Address 1 (MA1) Data (MA1) Memory Address 2 (MA2) Data (MA2) WRITE mode (successive address writing) \overline{CS} WR 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 DATA Memory Address (MA) Data (MA) Data (MA+1) Data (MA+2) Data (MA+3)

UST1621



Note: It is recommended that the host controller should read in the data from the DATA line between the rising edge of the $\overline{\text{RD}}$ line and the falling edge of the next $\overline{\text{RD}}$ line.

Application Circuits Host controller with an UST1621 display system



* Notes: The voltage applied to V_{LCD} pin must be lower than V_{DD} . Adjust VR to fit LCD display, at V_{DD} =5V, V_{LCD} =4V, VR=15k Ω ±20%. Adjust R (external pull-high resistance) to fit user's time base clock.

Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ- MODIFY- WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	READ and WRITE to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD bias generator	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD bias generator	
TIMER DIS	100	0000-0100-X	С	Disable time base output	
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
CLR TIMER	100	0000-11XX-X	С	Clear the contents of time base generator	
CLR WDT	100	0000-111X-X	С	Clear the contents of WDT stage	
BIAS 1/2	100	0010-abX0-X	С	LCD 1/2 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
BIAS 1/3	100	0010-abX1-X	С	LCD 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	

Name	ID	Command Code	D/C	Function	Def.
ĪRQ EN	100	100X-1XXX-X	С	Enable IRQ output	
F1	100	101X-X000-X	X-X000-X C Time base/WDT clock output:1Hz The WDT time-out flag after: 4s		
F2	100	101X-X001-X	C	Time base/WDT clock output:2Hz The WDT time-out flag after: 2s	
F4	100	101X-X010-X	C	Time base/WDT clock output:4Hz The WDT time-out flag after: 1s	
F8	100	101X-X011-X	C	C Time base/WDT clock output:8Hz The WDT time-out flag after: 1/2	
F16	100	101X-X100-X	C	Time base/WDT clock output:16Hz The WDT time-out flag after: 1/4 s	
F32	100	101X-X101-X	C	Time base/WDT clock output:32Hz The WDT time-out flag after: 1/8 s	
F64	100	101X-X110-X	С	Time base/WDT clock output:64Hz The WDT time-out flag after: 1/16 s	
F128	100	101X-X111-X	С	Time base/WDT clock output:128Hz The WDT time-out flag after: 1/32 s	
TOPT	100	1110-0000-X	С	Test mode	
TNORMAL	100	1110-0011-X	С	Normal mode	Yes

Notes: X : Don't care

A5~A0 : RAM addresses

D3~D0: RAM data

D/C : Data/command mode

Def. : Power on reset default

All the bold forms, namely **110**, **101**, and **100**, are mode commands. Of these, **100** indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from an on-chip 256kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 256kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the UST1621 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the UST1621.